MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
AI Processor accelerator
Parallel computation of MSO with our game changing architecture, UMA, that provides the best Power-Performance-Area (PPA) among ALL computing architectures. Programmable on the fly, this IP can accelerate any existing or new algorithm (ML&DL – CNN, RNN, Vision, Image and Signal processing).
查看 AI Processor accelerator 详细介绍:
- 查看 AI Processor accelerator 完整数据手册
- 联系 AI Processor accelerator 供应商
Block Diagram of the AI Processor accelerator



