You are here:
AHB Triple DES with DMA
The AHB DES/TDES Encryption/Decryption Engine is a configurable core that interfaces to an AHB microprocessor bus. The Controller encrypts or decrypts blocks of data based on the DES encryption standard. In order to accommodate a wide variety of system requirements, the Engine can be generated in two modes: LowLatency and LowGateCount. For a TDES system, three DES cores are instantiated. The table below summarizes the options and how to implement them. The checked definitions should be defined and the definitions not checked should be commented out. In this table LL refers to Low Latency and LGC refers to Low Gate Count.
查看 AHB Triple DES with DMA 详细介绍:
- 查看 AHB Triple DES with DMA 完整数据手册
- 联系 AHB Triple DES with DMA 供应商
Block Diagram of the AHB Triple DES with DMA

TDES IP
- DES and Triple DES (TDES or 3DES) encryption and decryption coprocessor
- DES/TDES core
- High Performance DES and Triple-DES core for Actel FPGA
- Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - ML-KEM - ML-DSA - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305