Process Detector (For DVFS and monitoring process variation), TSMC N3E
You are here:
AHB Performance Subsystem - ARM M3
The AHB Performance Subsystem is an AMBA® based system that is useful as the digital infrastructure for building low power SOCs needing additional performance. This AHB Multi-matrix system contains a flexible Power Management Unit for controlling power sequencing of the CPU and peripherals. The PMU can easily be extended to control additional cores, peripherals and even analog subsystems on the same SOC.
Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.
Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.
The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.
The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.
Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.
The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.
The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
查看 AHB Performance Subsystem - ARM M3 详细介绍:
- 查看 AHB Performance Subsystem - ARM M3 完整数据手册
- 联系 AHB Performance Subsystem - ARM M3 供应商
Block Diagram of the AHB Performance Subsystem - ARM M3
![AHB Performance Subsystem - ARM M3 Block Diagam](http://www.design-reuse.com/sip/blockdiagram/37236/20190315125819-main-AHB-Performance-Subsystem-ARM-M3.png)
Performance IP
- 16bit 5Gsps silicon proven High performance Current Steering DAC IP Core
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- RISC-V high performance CPU
- Modern, high performance Audio DSP, optimized for far-field noise reduction and Artificial Intelligence speech recognition
- High Performance DDR5/4/3 Memory Controller
- High Performance NVMe for PCIe-based storage