The AHB-MLIC is a multi-layer AMBA® AHB bus fabric connecting an arbitrary number of bus masters to an arbitrary number of slaves.
The multilayer fabric offers higher interconnect throughput than a typical AHB bus, as arbitration is performed at the slave port and therefore masters do not compete for bus control. In practice, each master accesses the peripherals connected to the slave ports via a dedicated bus, and only competes with others when they attempt to access the same peripheral at the same time.
The highly-configurable AHB-MLIC allows users not only to define the number of master ports and the number of slave ports, but also to define the slaves’ addresses per master port and the arbitration scheme per slave port. Also, it is possible to enable or disable slave access per master. To ease the core configuration, the deliverables include a software application that enables users to configure the fabric via an intuitive HTML interface and automatically generate the corresponding Verilog parameter values.
The LINT-clean and scan-ready AHB-MLIC core is extensively verified and proven in multiple production designs. It can be mapped to any ASIC or FPGA, provided sufficient silicon resources are available, and it is delivered with everything required for successful implementation including a test-bench and comprehensive documentation.