55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
AHB Low Power Subsystem - ARM M0
The AHB Low Power Subsystem is an AMBA® based system that is useful as the basic digital infrastructure for building low power SOCs. The subsystem contains a flexible Power Management Unit that controls the power sequence of the CPU as well as the APB peripherals. The PMU can easily be extended to control additional cores, peripherals and even mixed signal subsystems on the same SOC.
The AHB Low Power Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. The package includes software for boot code, interrupt handlers and driver code.
The AHB Low Power Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
The AHB Low Power Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. The package includes software for boot code, interrupt handlers and driver code.
The AHB Low Power Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
查看 AHB Low Power Subsystem - ARM M0 详细介绍：
- 查看 AHB Low Power Subsystem - ARM M0 完整数据手册
- 联系 AHB Low Power Subsystem - ARM M0 供应商
Block Diagram of the AHB Low Power Subsystem - ARM M0
Low Power IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA - 10GbE, 25GbE
- Low Noise, On-Die, Localized Voltage Regulation
- 7-bit, 64 GSPS ADC Ultra Low Power
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP