serdes ip IP core / Semiconductor IP / Silicon IP

Home
搜索IP
验证 IP
业界新闻
白皮书
微博
视频
Slides
活动

≡ Menu Design And Reuse

现在登录
|
Subscribe

About D&R
|
D&R Enterprise Platform
|
dr-embedded.com
|
English Chinese

|
Login
|
Subscribe to D&R SoC News Alert

Design And Reuse

搜索IP
业界新闻
- Categories
- Latest News
  - 智原推出HiSpeedKitTM-HS平台提供高速接口IP系统验证
    Wednesday Oct. 30, 2024
  - 攻AIoT芯片安全子系统需求：安谋助熵码科技加密协处理器IP取得PSA Certified Level 3 RoT Component认证
    Monday Oct. 28, 2024
  - 芯原畸变矫正处理器IP DW200-FS已通过ISO 26262 ASIL B认证
    Tuesday Oct. 22, 2024
白皮书
- Categories
- Featured Articles
  - CANsec: Security for the Third Generation of the CAN Bus
    Monday Oct. 28, 2024
  - Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
    Wednesday Oct. 23, 2024
  - A new era for embedded memory
    Thursday Oct. 17, 2024
博客
- 微博
  - A Brief on Message Bus Interface in PIPE
    Cadence Blog - Sanjeet Kumar, Cadence
  - In-At-Near? The NPU Style Debate - Fairy Tale Version
    Quadric Blog - Quadric
  - From TSMC A16 and Multi-Physics Flows to Photonics and AI-Driven Design Migrations: Synopsys Receives Multiple TSMC Partner of the Year Awards
    Synopsys Blog - Synopsys
视频
Slides
活动
- IP-SOC 2021 Archives

Choose a filter
- Full Site Search
- Silicon IP
- Verification IP
- Software IP
- News
- Industry Articles

You are here:

Silicon IP Catalog >
serdes ip
> Page 9

Search for Silicon IP

Refine your search >>

Narrow your Selection

Refine by ASIC Foundry

GLOBALFOUNDRIES

12nm
130nm
14nm
180nm
22nm
28nm
40nm
55nm
65nm
90nm

HLMC - Huali

28nm
40nm

Jazz

180nm

SMIC

130nm
14nm
180nm
28nm
40nm
55nm
65nm

Samsung

4nm
5nm
7nm
8nm
10nm
14nm
28nm

Silterra

130nm
180nm

TSMC

3nm
4nm
5nm
6nm
7nm
10nm
110nm
12nm
130nm
150nm
160nm
16nm
180nm
20nm
22nm
28nm
40nm
45nm
55nm
65nm
80nm
85nm
90nm

Tower

130nm
180nm

UMC

110nm
130nm
150nm
180nm
22nm
28nm
40nm
55nm
65nm
80nm
90nm

XFab

180nm

Refine by FPGA Package

Altera

Arria 10
Arria GX
Arria II GX
Arria V GT
Arria V GX
Arria V GZ
Arria V ST
Arria V SX
Cyclone
Cyclone II
Cyclone III
Cyclone IV GX
Cyclone V GT
Cyclone V GX
Cyclone V ST
Cyclone V SX
Stratix
Stratix 10
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix IV
Stratix IV GX
Stratix V GT
Stratix V GX

Lattice

LatticeECP3

Xilinx

Artix-7
Kintex UltraScale
Kintex UltraScale+
Kintex-7
Spartan-6
Virtex UltraScale
Virtex UltraScale+
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SXT
Virtex-6
Virtex-6 HXT
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for serdes ip products
Contact information for serdes ip Suppliers

Please log in here to your account.

New user ? Signup here.

Serdes ip IP Listing

968 IP Cores (361 - 400)

找不到我需要的：
搜索特定的IP？点击此处

TSMC CLN65GP 65nm Clock Generator PLL - 260MHz-1300MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

361
TSMC CLN65GP 65nm Clock Generator PLL - 130MHz-650MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

362
TSMC CLN65LP 65nm Clock Generator PLL - 240MHz-1200MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

363
TSMC CLN65LP 65nm Clock Generator PLL - 120MHz-600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

364
TSMC CLN65LP 65nm Clock Generator PLL - 60MHz-300MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

365
TSMC CLN80GC 80nm Clock Generator PLL - 320MHz-1600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

366
TSMC CLN80GC 80nm Clock Generator PLL - 160MHz-800MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

367
TSMC CLN80GC 80nm Clock Generator PLL - 80MHz-400MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

368
TSMC CLN80GT 80nm Clock Generator PLL - 500MHz-2500MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

369
TSMC CLN80GT 80nm Clock Generator PLL - 250MHz-1250MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

370
TSMC CLN80GT 80nm Clock Generator PLL - 125MHz-625MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

371
TSMC CLN80HS 80nm Clock Generator PLL - 500MHz-2500MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

372
TSMC CLN80HS 80nm Clock Generator PLL - 250MHz-1250MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

373
TSMC CLN80HS 80nm Clock Generator PLL - 125MHz-625MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

374
TSMC CLN90LP 90nm Clock Generator PLL - 240MHz-1200MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

375
TSMC CLN90LP 90nm Clock Generator PLL - 120MHz-600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

376
TSMC CLN90LP 90nm Clock Generator PLL - 60MHz-300MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

377
UMC L80G 80nm Clock Generator PLL - 480MHz-2400MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

378
UMC L80G 80nm Clock Generator PLL - 240MHz-1200MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

379
UMC L80G 80nm Clock Generator PLL - 120MHz-600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

380
UMC L80GOD 80nm Clock Generator PLL - 600MHz-3000MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

381
UMC L80GOD 80nm Clock Generator PLL - 300MHz-1500MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

382
UMC L80GOD 80nm Clock Generator PLL - 150MHz-750MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

383
UMC L90G 90nm Clock Generator PLL - 360MHz-1800MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

384
UMC L90G 90nm Clock Generator PLL - 180MHz-900MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

385
UMC L90G 90nm Clock Generator PLL - 90MHz-450MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

386
UMC L90GOD 90nm Clock Generator PLL - 500MHz-2500MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

387
UMC L90GOD 90nm Clock Generator PLL - 250MHz-1250MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

388
UMC L90GOD 90nm Clock Generator PLL - 125MHz-625MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

389
UMC L90SP 90nm Clock Generator PLL - 240MHz-1200MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

390
UMC L90SP 90nm Clock Generator PLL - 120MHz-600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

391
UMC L90SP 90nm Clock Generator PLL - 60MHz-300MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

392
GF L018IC 180nm Clock Generator PLL - 220MHz-1100MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

393
GF L018IC 180nm Clock Generator PLL - 110MHz-550MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

394
GF L018IC 180nm Clock Generator PLL - 55MHz-275MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

395
GF L65LPE 65nm Clock Generator PLL - 240MHz-1200MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

396
GF L65LPE 65nm Clock Generator PLL - 120MHz-600MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

397
GF L65LPE 65nm Clock Generator PLL - 60MHz-300MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

398
TSMC CLN40G 40nm Clock Generator PLL - 680MHz-3400MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

399
TSMC CLN40G 40nm Clock Generator PLL - 340MHz-1700MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It contains a 1-32 divider at the reference clock ...

400

Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | Next Page

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

EETimes

本网站的任何部分未经Design&Reuse许可，不得复制，重发，转载或以其他方式使用。

业务合作

访问我们的合作伙伴页面了解更多信息

成为合作伙伴

添加产品

供应商免费录入产品信息

公布产品信息

Design-Reuse.com

意见反馈
关于我们
合作伙伴
Advertise with Us
隐私政策