low phy IP core / Semiconductor IP / Silicon IP

Home
搜索IP
验证 IP
业界新闻
白皮书
微博
视频
Slides
活动

≡ Menu Design And Reuse

现在登录
|
Subscribe

About D&R
|
D&R Enterprise Platform
|
dr-embedded.com
|
English Chinese

|
Login
|
Subscribe to D&R SoC News Alert

Design And Reuse

搜索IP
业界新闻
- Categories
- Latest News
  - Arteris 发布新一代 Magillem Registers
    Tuesday Mar. 04, 2025
  - 芯原推出低功耗AI降噪与AI超分辨率系列IP
    Thursday Feb. 27, 2025
  - Xiphera CEO专访 – 应对市场变化
    Wednesday Feb. 26, 2025
白皮书
- Categories
- Featured Articles
  - How the Ability to Manage Register Specifications Helps You Create More Competitive Products
    Monday Mar. 03, 2025
  - Why RISC-V is a viable option for safety-critical applications
    Monday Feb. 17, 2025
  - Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
    Monday Feb. 17, 2025
博客
- 微博
  - Guarding against the threat of clock attacks with analog IP
    Agile Analog - Chris Morrison, VP Product Marketing, Agile Analog
  - Three Key Benefits of ASIC Design and Turnkey Service
    Key ASIC - Key ASIC
  - Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
    arm Blogs - Dimosthenis Rossidis, Senior Product Manager, IoT Line of Business, Arm
视频
Slides
活动
- IP-SOC 2021 Archives

Choose a filter
- Full Site Search
- Silicon IP
- Verification IP
- Software IP
- News
- Industry Articles

You are here:

Silicon IP Catalog >
low phy
> Page 1

Search for Silicon IP

Refine your search >>

Narrow your Selection

Refine by ASIC Foundry

Fujitsu

28nm
40nm
45nm
55nm
65nm

GLOBALFOUNDRIES

12nm
130nm
14nm
180nm
20nm
22nm
28nm
32nm
40nm
55nm
65nm
90nm

HHGrace

110nm
130nm
150nm
180nm

HLMC - Huali

28nm
40nm
55nm

Intel Foundry

16nm

Jazz

130nm
180nm

LFoundry

150nm

Renesas

40nm
55nm
90nm

SMIC

110nm
130nm
14nm
150nm
153nm
160nm
180nm
250nm
28nm
40nm
55nm
65nm
90nm

Samsung

4nm
5nm
7nm
8nm
10nm
11nm
14nm
28nm
32nm
45nm
65nm

Silterra

130nm
180nm
90nm

TSMC

3nm
4nm
5nm
6nm
7nm
10nm
110nm
12nm
130nm
150nm
160nm
16nm
180nm
20nm
22nm
28nm
40nm
45nm
55nm
65nm
80nm
85nm
90nm

Toshiba

40nm

Tower

130nm
180nm
500nm

UMC

110nm
12nm
130nm
14nm
150nm
162nm
180nm
22nm
28nm
40nm
55nm
65nm
80nm
90nm

VIS

150nm

XFab

180nm

Refine by FPGA Package

Altera

APEX 20KC
APEX 20KE
APEX II
Arria 10
Arria 10 GT
Arria 10 SX
Arria 10 SoC
Arria II GX
Arria V
Arria V GT
Arria V GX
Arria V GZ
Arria V ST
Arria V SX
Arria V SoC
Cyclone
Cyclone 10 GX
Cyclone 10 LP
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV
Cyclone IV E
Cyclone IV GX
Cyclone V
Cyclone V E
Cyclone V GT
Cyclone V GX
Cyclone V SE
Cyclone V ST
Cyclone V SX
Cyclone V SoC
HardCopy II
MAX 10
Stratix
Stratix 10
Stratix 10 GX
Stratix 10 MX
Stratix 10 SX
Stratix 10 TX
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix IV
Stratix IV GT
Stratix IV GX
Stratix V
Stratix V E
Stratix V GS
Stratix V GT
Stratix V GX

Lattice

LatticeECP3
LatticeECP5
MachXO3

Microsemi

Axcelerator
Polarfire
ProASIC3
ProASICPLUS
RTAX-S/SL/DSP

Xilinx

Artix-7
Kintex UltraScale
Kintex UltraScale+
Kintex-7
Kintex-7 -2L
Spartan-3
Spartan-3A
Spartan-3E
Spartan-6
Spartan-6 LX
UltraScale
UltraScale+
Virtex UltraScale
Virtex UltraScale+
Virtex-4
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-5
Virtex-5 FX
Virtex-6
Virtex-6 CXT
Virtex-6 HXT
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Virtex-7 -2L
Virtex-7 HT
Virtex-7 XT
Virtex-7T
Virtex-II Pro
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for low phy products
Contact information for low phy Suppliers

Please log in here to your account.

New user ? Signup here.

Low phy IP Listing

1839 IP Cores (41 - 80)

找不到我需要的：
搜索特定的IP？点击此处

DDR2/MDDR Combo PHY CMD ADDR block ; UMC 55nm SP/RVT Lowk Process with 2.5V device

DDR2/MDDR Combo PHY CMD ADDR block ; UMC 55nm SP/RVT Lowk Process with 2.5V device

41
DDR2/MDDR PHY CMD/ADDR BLOCK for DIMM usage ; UMC 65nm 1.0V with 2.5V Device SP/RVT LowK Logic Process

DDR2/MDDR PHY CMD/ADDR BLOCK for DIMM usage ; UMC 65nm 1.0V with 2.5V Device SP/RVT LowK Logic Process

42
DDR2/MDDR PHY CMD/ADDR BLOCK for DIMM usage; UMC 55nm 1.0V with 2.5V device SP/RVT LowK Logic Process

DDR2/MDDR PHY CMD/ADDR BLOCK for DIMM usage; UMC 55nm 1.0V with 2.5V device SP/RVT LowK Logic Process

43
DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process

DDR2 PHY compensation block; UMC 65nm SP/RVT LowK Logic Process

44
DDR2 PHY Compensation block; UMC 55nm SP/RVT LowK Logic Process

DDR2 PHY Compensation block; UMC 55nm SP/RVT LowK Logic Process

45
DDR2/MDDR Combo PHY for Chip load usage ; UMC 65NM SP-RVT with 2.5V device LowK Logic Process

DDR2/MDDR Combo PHY for Chip load usage ; UMC 65NM SP-RVT with 2.5V device LowK Logic Process

46
DDR2/MDDR COMBO PHY Data block for Chip usage ; UMC 55nm SP/RVT with 2.5V device LowK Logic Process

DDR2/MDDR COMBO PHY Data block for Chip usage ; UMC 55nm SP/RVT with 2.5V device LowK Logic Process

47
DDR2/MDDR PHY Data block ; UMC 65nm 1.0V with 2.5V device SP/RVT LowK Logic Process

DDR2/MDDR PHY Data block ; UMC 65nm 1.0V with 2.5V device SP/RVT LowK Logic Process

48
DDR23 COMBO PHY CMD/ADDR BLOCK ; UMC 40LP/RVT LowK Logic Process with 2.5V device

DDR23 COMBO PHY CMD/ADDR BLOCK ; UMC 40LP/RVT LowK Logic Process with 2.5V device

49
DDR3/2 COMBO PHY CMD/ADDR BLOCK for 2 layer 8 bits DDR3 PCB ; UMC 40LP/RVT LowK Logic Process with 2.5V device

DDR3/2 COMBO PHY CMD/ADDR BLOCK for 2 layer 8 bits DDR3 PCB ; UMC 40LP/RVT LowK Logic Process with 2.5V device

50
DDR23 COMBO PHY CMD/ADDR BLOCK ; UMC 40LP/RVT LowK Logic Process with 2.5V device for 2 layer PCB board usage

DDR23 COMBO PHY CMD/ADDR BLOCK ; UMC 40LP/RVT LowK Logic Process with 2.5V device for 2 layer PCB board usage

51
Command/Address Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

Command/Address Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

52
Command/Address Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

Command/Address Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

53
Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

54
Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application;UMC 55nm SP/RVT LowK PROCESS.

Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application;UMC 55nm SP/RVT LowK PROCESS.

55
Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process

Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process

56
Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process

Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process

57
DDR23 COMBO PHY compensation Block ; UMC 40LP/RVT LowK Logic Process with 2.5V device

DDR23 COMBO PHY compensation Block ; UMC 40LP/RVT LowK Logic Process with 2.5V device

58
Compensation Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

Compensation Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

59
Compensation Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

Compensation Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

60
Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY; UMC 55nm SP/RVT LowK Logic Process

Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY; UMC 55nm SP/RVT LowK Logic Process

61
Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for SIP Application; UMC 28nm HPC/RVT LowK Logic Process

Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for SIP Application; UMC 28nm HPC/RVT LowK Logic Process

62
DDR2/3 PHY Combo PHY data block (1.0v SP & 2.5V device); UMC 90nm SP/RVT LowK Logic Process

DDR2/3 PHY Combo PHY data block (1.0v SP & 2.5V device); UMC 90nm SP/RVT LowK Logic Process

63
DDR23 COMBO PHY Data Block ; UMC 40nm LP/RVT LowK Logic Process with 2.5V device

DDR23 COMBO PHY Data Block ; UMC 40nm LP/RVT LowK Logic Process with 2.5V device

64
DDR3/2 COMBO PHY DATA BLOCK for 2 layer 8 bits DDR3 PCB ; UMC 40LP/RVT LowK Logic Process with 2.5V device

DDR3/2 COMBO PHY DATA BLOCK for 2 layer 8 bits DDR3 PCB ; UMC 40LP/RVT LowK Logic Process with 2.5V device

65
DDR23 COMBO PHY Data Block ; UMC 40nm LP/RVT LowK Logic Process with 2.5V device (16Bit)

DDR23 COMBO PHY Data Block ; UMC 40nm LP/RVT LowK Logic Process with 2.5V device (16Bit)

66
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm SP/RVT LowK Logic Process

67
Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

Data Block of DDR3 Combo PHY for DIMM version ; UMC 55nm LP/RVT LowK Logic Process

68
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

69
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process

70
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process

Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant to DFI); UMC 55nm SP/RVT LowK Logic Process

71
Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process

Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application (compliant with DFI spec); UMC 40nm LP LowK Logic Process

72
DDR3/DDR3L/LPDDR2 combo PHY ( not support DDR3 leveling function), command / address block,UMC 40nm LP/RVT LowK Logic Process.

DDR3/DDR3L/LPDDR2 combo PHY ( not support DDR3 leveling function), command / address block,UMC 40nm LP/RVT LowK Logic Process.

73
DDR3/DDR3L/LPDDR2 combo PHY ( not support DDR3 leveling function), data block;UMC 40nm LP/RVT LowK Logic Process .

DDR3/DDR3L/LPDDR2 combo PHY ( not support DDR3 leveling function), data block;UMC 40nm LP/RVT LowK Logic Process .

74
10BASE-T/100BASE-TX/100BASE-FX Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process

10BASE-T/100BASE-TX/100BASE-FX Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process

75
10BASE-T/100BASE-TX/100BASE-FX/1000BASE-T Gigabit Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process

10BASE-T/100BASE-TX/100BASE-FX/1000BASE-T Gigabit Energy Efficient Ethernet PHY; UMC 28nm HPC/Low-K process

76
10BASE-T/100BASE-TX/100BASE-FX/1000BASE-T Gigabit Energy Efficient Ethernet PHY; UMC 28nm HPC+/LOW_K process

10BASE-T/100BASE-TX/100BASE-FX/1000BASE-T Gigabit Energy Efficient Ethernet PHY; UMC 28nm HPC+/LOW_K process

77
PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process.

PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process.

78
USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic Low Power Low-K Process

USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic Low Power Low-K Process

79
USB 2.0 On-The-Go PHY; UMC 40nm Logic LP/RVT Low-K Process

USB 2.0 On-The-Go PHY; UMC 40nm Logic LP/RVT Low-K Process

80

Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | Next Page

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

EETimes

本网站的任何部分未经Design&Reuse许可，不得复制，重发，转载或以其他方式使用。

业务合作

访问我们的合作伙伴页面了解更多信息

成为合作伙伴

添加产品

供应商免费录入产品信息

公布产品信息

Design-Reuse.com

意见反馈
关于我们
合作伙伴
Advertise with Us
隐私政策