MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
8-bit FAST Microcontrollers Family
The DF6805 Microcontroller Core contains full-duplex UART- Asynchronous Serial Communication Interface (SCI) and can also be equipped with the Synchronous Serial Peripheral Interface (SPI).
The main 16-bit, free-running timer system has two input capture lines and two output-compare lines.
Self-monitoring circuitry is included on-chip, to protect against system errors. The Computer Operating Properly (COP) watchdog system, protects against software failures. An illegal opcode detection circuit provides a non-maskable interrupt, if illegal opcode is detected.
Two software-controlled power-saving modes - WAIT and STOP, are available to conserve additional power. These modes make the DF6805 IP Core especially attractive for automotive and battery-driven applications.
The DF6805 is fully customizable, - it is delivered in the exact configuration to meet user's requirements. There is no need to pay extra, for not used features and wasted silicon. It includes fully automated testbench with complete set of tests, allowing easy package validation at each stage of SoC design flow.
Each of the DCD's DF68XX Core has built-in support for the DCD Hardware Debug System, called DoCD . It is a real-time hardware debugger, which provides debugging capability of a whole System on Chip (SoC).
Unlike other on-chip debuggers, the DoCD provides a non-intrusive debugging of running application. It can halt, run, step into or skip an instruction, read/write any contents of microcontroller, including all registers, SFRs, including user defined peripherals, data and program memories.
查看 8-bit FAST Microcontrollers Family 详细介绍:
- 查看 8-bit FAST Microcontrollers Family 完整数据手册
- 联系 8-bit FAST Microcontrollers Family 供应商