UniPHY™ IoT IP: Ultra Low Power and Smallest PHY area for low cost Chiplets
8.5GHz Fractional-N/SSC PLL
It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 6-bit pre-divider, a 10-bit main-divider, a 3-bit scaler, a delta-sigma modulator (DSM) and an automatic frequency control (AFC). The maximum output frequency of PLL is 8.5GHz
查看 8.5GHz Fractional-N/SSC PLL 详细介绍:
- 查看 8.5GHz Fractional-N/SSC PLL 完整数据手册
- 联系 8.5GHz Fractional-N/SSC PLL 供应商
Block Diagram of the 8.5GHz Fractional-N/SSC PLL
![8.5GHz Fractional-N/SSC PLL Block Diagam](http://www.design-reuse.com/sip/blockdiagram/55608/20250211074147-main-ll_pllf0435s04_ln04lpp_3207202.jpg)