MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
7 to 20 MHz Intermediate frequency amplifier
The amplifier has differential inputs and outputs, and consists of 4 stages. Gain is sequentially reduced from the last stage to the first stage. This method allows to keep a low noise figure in wide gain range.
The amplifier can operate in the following modes:
- linear output with automatic gain control (AGC);
- digital output with AGC for analog signal;
- digital output with AGC for digital signal.
In the analog output mode the circuit retains a low output offset voltage and controls the gain so that the magnitude of the differential output signal is 200 mV peak-to-peak. DC offset compensation system operates both at an amplifier output signal and at a buffer output signal.
The block is fabricated on SMIC CMOS 0.18 um technology.
查看 7 to 20 MHz Intermediate frequency amplifier 详细介绍:
- 查看 7 to 20 MHz Intermediate frequency amplifier 完整数据手册
- 联系 7 to 20 MHz Intermediate frequency amplifier 供应商
Intermediate frequency amplifier IFA IP
- Intermediate frequency amplifier with wide gain range
- 0 to 62 dB intermediate frequency amplifier
- 64 dB Intermediate frequency amplifier with wide gain range
- 60 to 83 MHz High linearity intermediate frequency amplifier
- 2 to 27 MHz Intermediate frequency amplifier
- 120 to 250 kHz Intermediate frequency amplifier with AGC