64-bit RISC-V Application Processor Core
The core includes integrated L1 data and instruction caches, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like all Codasip RISC-V cores it is possible to create custom instructions using Codasip Studio to extend the ISA and to generate corresponding hardware and software development kits.
Tensor Flow Lite Micro is supported
查看 64-bit RISC-V Application Processor Core 详细介绍:
- 查看 64-bit RISC-V Application Processor Core 完整数据手册
- 联系 64-bit RISC-V Application Processor Core 供应商
Block Diagram of the 64-bit RISC-V Application Processor Core
RISC-V IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- 32-bit Embedded RISC-V Functional Safety Processor
- Dual-issue Linux-capable RISC-V core