You are here:
64-bit Initiator/Target for PCI-X & 32- and 64-bit Initiator/Target for PCI
DO-DI-PCIX64-VE rolls the Initiator/Target for PCI ™/PCI-X ™, 32-bit Initiator/Target for PCI and 64-bit Initiator/Target for PCI LogiCORE™ IP cores into one convenient product bundle.
The Initiator/Target for PCI ™/PCI-X ™ supports the PCI-X v2.0 mode 1 specification and can provide accelerated time-to-market advantage for designers of high throughput communications systems. Xilinx provides a netlist of the Initiator/Target PCI-X solution for 64-bit designs running at speeds of up to 133 MHz. The 32-bit and 64-bit Initiator/Target for PCI cores enable designers to build a customized PCI solution running at speeds up to 66 MHz.
The DO-DI-PCI-VE product bundle includes the following PCI and PCI-X core configurations
The Initiator/Target for PCI ™/PCI-X ™ supports the PCI-X v2.0 mode 1 specification and can provide accelerated time-to-market advantage for designers of high throughput communications systems. Xilinx provides a netlist of the Initiator/Target PCI-X solution for 64-bit designs running at speeds of up to 133 MHz. The 32-bit and 64-bit Initiator/Target for PCI cores enable designers to build a customized PCI solution running at speeds up to 66 MHz.
The DO-DI-PCI-VE product bundle includes the following PCI and PCI-X core configurations
查看 64-bit Initiator/Target for PCI-X & 32- and 64-bit Initiator/Target for PCI 详细介绍：
- 查看 64-bit Initiator/Target for PCI-X & 32- and 64-bit Initiator/Target for PCI 完整数据手册
- 联系 64-bit Initiator/Target for PCI-X & 32- and 64-bit Initiator/Target for PCI 供应商
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC