MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
64-bit CPU with Modern RISC Architecture, MemBoost and PMA
The 64-bit AX27 is a 5-stage processor that supports the latest RISC-V specification, including "G" ("IMAFD") standard instructions, "C" 16-bit compression instructions, "P" Packed-SIMD/DSP instructions, "N" for user-level interrupts and Memory Management Unit (MMU) for Linux support.
AX27 features branch prediction, instruction and data caches, local memories, ECC error protection, and Andes Custom Extension™ to add custom instructions to accelerate performance and reduce power consumption. In addition, it incorporates MemBoost to greatly enhance memory bandwidth and reduce memory latencies for applications with intensive memory accesses. AX27 also includes vectored and preemptive interrupts to serve diversified system events, AXI 64-bit bus, rich power management, and JTAG debug interface and trace interface for software development support.
AX27 features branch prediction, instruction and data caches, local memories, ECC error protection, and Andes Custom Extension™ to add custom instructions to accelerate performance and reduce power consumption. In addition, it incorporates MemBoost to greatly enhance memory bandwidth and reduce memory latencies for applications with intensive memory accesses. AX27 also includes vectored and preemptive interrupts to serve diversified system events, AXI 64-bit bus, rich power management, and JTAG debug interface and trace interface for software development support.
查看 64-bit CPU with Modern RISC Architecture, MemBoost and PMA 详细介绍：
- 查看 64-bit CPU with Modern RISC Architecture, MemBoost and PMA 完整数据手册
- 联系 64-bit CPU with Modern RISC Architecture, MemBoost and PMA 供应商
Block Diagram of the 64-bit CPU with Modern RISC Architecture, MemBoost and PMA
