MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN
查看 64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN 详细介绍:
- 查看 64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN 完整数据手册
- 联系 64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN 供应商
Block Diagram of the 64-Bit 8-stage superscalar processor that supports RISC-V specification, including GCN

RISC-V; superscalar;dual-issue;8-stage pipeline;microprocessor;64-bit IP
- 64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
- Superscalar Out-of-Order Execution Multicore Cluster
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
- 64-bit RISC-V Multicore Processor with 1024-bit Vector Extension