MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
56G SerDes Ethernet
The 56G SerDes IP cores are intended for use as a chip-to-chip or a card-to-card connection mechanism.
查看 56G SerDes Ethernet 详细介绍:
- 查看 56G SerDes Ethernet 完整数据手册
- 联系 56G SerDes Ethernet 供应商