You are here:
5.5 Volt Comparator with Programmable Thresholds on TSMC 40nm
The S3DACMPT40 combines low-power comparator where the programmable threshold is implement using digital-to analog converter (DAC) which drive the comparator inverting input so the that individual trip threshold can be digitally set. Each programmable threshold is also available externally by means of interchanging them with the comparator inputs. During sampling phase, a capacitor of TBD pf is switched to the input line in order to have near infinite impedance.
This 8-bit Voltage DAC features an excellent static performance that includes ±0.5LSB DNL and ±1.0LSB INL.
This 8-bit Voltage DAC features an excellent static performance that includes ±0.5LSB DNL and ±1.0LSB INL.
查看 5.5 Volt Comparator with Programmable Thresholds on TSMC 40nm 详细介绍：
- 查看 5.5 Volt Comparator with Programmable Thresholds on TSMC 40nm 完整数据手册
- 联系 5.5 Volt Comparator with Programmable Thresholds on TSMC 40nm 供应商
Block Diagram of the 5.5 Volt Comparator with Programmable Thresholds on TSMC 40nm
Comparator IP
- Comparator with low-quiescent Hysteresis, DELTA standard
- Comparator for SoC Integration and Hardware Security (22 nm)
- 12-bit 1MS/s Single-Channel SAR ADC including Comparator- Samsung 28nm FDSOI
- 8-Channel Comparator with Programmable Thresholds
- Comparator rail to rail input with hysteresis
- Comparator rail to rail input with hysteresis 1.8-3V