10Gbps Multi-Link and Multi-Protocol PCIe 3.1 PHY IP for TSMC
40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
查看 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process 详细介绍:
- 查看 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process 完整数据手册
- 联系 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process 供应商
Interface Solution IP
- AXI Interface Core
- PCIe 5.0 Controller with AMBA AXI interface
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- CCIX 1.1 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard