You are here:
40nm LPDDR2-PHY command/address block for SIP
40nm LPDDR2-PHY command/address block for SIP
查看 40nm LPDDR2-PHY command/address block for SIP 详细介绍：
- 查看 40nm LPDDR2-PHY command/address block for SIP 完整数据手册
- 联系 40nm LPDDR2-PHY command/address block for SIP 供应商
Interface Solution IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation