You are here:
40nm LPDDR2-PHY command/address block for SIP
40nm LPDDR2-PHY command/address block for SIP
查看 40nm LPDDR2-PHY command/address block for SIP 详细介绍：
- 查看 40nm LPDDR2-PHY command/address block for SIP 完整数据手册
- 联系 40nm LPDDR2-PHY command/address block for SIP 供应商
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface