MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
查看 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage 详细介绍：
- 查看 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage 完整数据手册
- 联系 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage 供应商
Interface Solution IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation