180nm FTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
40G Ultralink D2D PHY for GF12LP+
Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity
The Cadence® UltraLink™ Die-to-Die (D2D) PHY enables SoC providers to deliver more customized solutions that offer higher performance and yields while also shortening development cycles and reducing costs through greater IP reuse.
The Cadence® UltraLink™ Die-to-Die (D2D) PHY enables SoC providers to deliver more customized solutions that offer higher performance and yields while also shortening development cycles and reducing costs through greater IP reuse.
查看 40G Ultralink D2D PHY for GF12LP+ 详细介绍：
- 查看 40G Ultralink D2D PHY for GF12LP+ 完整数据手册
- 联系 40G Ultralink D2D PHY for GF12LP+ 供应商