Secure Boot SDK based on NIST CAVP validated cryptographic algorithms and standards
You are here:
40G MP SerDes PHY (PCIe Gen1-5) 7nm
The AXLinkIO MP IP utilizes the silicon-proven AXLinkIO transceiver architecture.
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
查看 40G MP SerDes PHY (PCIe Gen1-5) 7nm 详细介绍：
- 查看 40G MP SerDes PHY (PCIe Gen1-5) 7nm 完整数据手册
- 联系 40G MP SerDes PHY (PCIe Gen1-5) 7nm 供应商