You are here:
32G LR Multi-Protocol SerDes (MPS) PHY
Designed to meet the power efficiency and performance requirements of next-generation, high-speed wireline and wireless 5G infrastructure
The 32G MPS PHY is a comprehensive IP solution that is optimized for power and area in long-reach channels typical of communications, networking and data center applications.
The 32G MPS PHY is a comprehensive IP solution that is optimized for power and area in long-reach channels typical of communications, networking and data center applications.
查看 32G LR Multi-Protocol SerDes (MPS) PHY 详细介绍：
- 查看 32G LR Multi-Protocol SerDes (MPS) PHY 完整数据手册
- 联系 32G LR Multi-Protocol SerDes (MPS) PHY 供应商
Multi-protocol IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Multi-Protocol Crypto Engine
- Multi-Protocol Crypto Engine with Classification
- Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
- Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)