32-bit PCI Host Bridge
特色
- Fully supports PCI specification 2.1 and 2.2 protocol.
- Designed for ASIC and PLD implementations.
- Fully static design with edge triggered flip-flops.
- Efficient back-end interface for different types of user devices.
- Host bridge design includes bus master, bus target and central system functions.
- Generates standard PCI type 0 and type 1 configuration accesses.
- Combined bus master and target functions.
- Master function
- - Initiate PCI memory and IO read/write.
- - Automatic transfer restart on target retry and disconnect
- Target function
- - Memory or IO read/write
- - Configuration read/write
- - Support for back-end initiated target retry, disconnect and abort.
- Supports Zero wait state and user inserted wait state burst data transfer.
- Dual write buffer supports write data posting.
- User controlled burst and non-burst data transfer.
- Automatic handling of configuration register read/write access.
- Supports user initiated target retry, disconnect, abort and delayed transaction.
- Parity generation and parity error detection.
- Includes all PCI specific configuration registers.
- Supports high speed bus request and bus parking.
- Optional PCI bus arbiter with fix, rotating, and custom priority.
查看 32-bit PCI Host Bridge 详细介绍:
- 查看 32-bit PCI Host Bridge 完整数据手册
- 联系 32-bit PCI Host Bridge 供应商