You are here:
32 Bit - Embedded RISC-V Processor Core
Codasip® L110 is a 32-bit RISC-V embedded processor, focused on small-area and low-power applications.
The core is highly configurable, allowing different area and performance levels, with optional support for standard RISC-V code size density extension.
It is also fully customizable, and, when used in combination with Codasip Studio, it enables an easy and no-risk way to add custom instructions.
The core is highly configurable, allowing different area and performance levels, with optional support for standard RISC-V code size density extension.
It is also fully customizable, and, when used in combination with Codasip Studio, it enables an easy and no-risk way to add custom instructions.
查看 32 Bit - Embedded RISC-V Processor Core 详细介绍：
- 查看 32 Bit - Embedded RISC-V Processor Core 完整数据手册
- 联系 32 Bit - Embedded RISC-V Processor Core 供应商
Block Diagram of the 32 Bit - Embedded RISC-V Processor Core
RISC-V processor IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- 32-bit Embedded RISC-V Functional Safety Processor
- 64-bit RISC-V Application Processor Core