PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
You are here:
30 mA LDO voltage regulator (output voltage 0.9 to 1.3 V)
055GF_LDOVR_03 the voltage regulator is used to maintain a stable output voltage at varying input voltage. The block consists of a differential amplifier, pass transistor and resistor's divider. Differential amplifier compares reference voltage with voltage from a feedback divider and adjusts the impedance of a PMOS transistor for stabilization of output voltage at required level. The output voltage adjustment is defined by the trimming code trim. The block has low current consumption and allows high current load.
查看 30 mA LDO voltage regulator (output voltage 0.9 to 1.3 V) 详细介绍:
- 查看 30 mA LDO voltage regulator (output voltage 0.9 to 1.3 V) 完整数据手册
- 联系 30 mA LDO voltage regulator (output voltage 0.9 to 1.3 V) 供应商
LDO IP
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Voltage Regulator LDO, Adjustable 1.1V Output
- Low Dropout (LDO) Capless Regulator