USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
3.3v to 2.5v/5mA , REG, Linear Regulator, UMC 55nm LP/RVT Logic Process
3.3v to 2.5v/5mA , REG, Linear Regulator, UMC 55nm LP/RVT Logic Process
查看 3.3v to 2.5v/5mA , REG, Linear Regulator, UMC 55nm LP/RVT Logic Process 详细介绍：
- 查看 3.3v to 2.5v/5mA , REG, Linear Regulator, UMC 55nm LP/RVT Logic Process 完整数据手册
- 联系 3.3v to 2.5v/5mA , REG, Linear Regulator, UMC 55nm LP/RVT Logic Process 供应商