The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
25G PHY in GF (14nm, 12nm)
The configurable transmitter and receiver equalizers along with Continuous Calibration and Adaptation (CCA) enable designers to control and optimize signal integrity and performance across voltage and temperature variations.
The PHY provides advanced power management features for both standby and active power. The embedded bit error rate tester (BERT) and internal eye monitor provide on-chip testability and visibility into channel performance. The PHY integrates seamlessly with the Synopsys Physical Coding Sublayer (PCS) and digital controllers/Media Access Control (MAC) to reduce design time and to help designers achieve first-pass silicon success.
查看 25G PHY in GF (14nm, 12nm) 详细介绍:
- 查看 25G PHY in GF (14nm, 12nm) 完整数据手册
- 联系 25G PHY in GF (14nm, 12nm) 供应商