DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
You are here:
24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels
The sADC-uLP-SW1.01 is a mixed (analog and digital) Virtual Component containing six mono ADCs, and additional functions offering an ideal mixed signal front-end for low power, fast wake-up and high quality audio applications. It integrate our PLL-feature which allows you to use the IP with an available frequency in your SOC and thus save an audio PLL.
查看 24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels 详细介绍:
- 查看 24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels 完整数据手册
- 联系 24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels 供应商
Block Diagram of the 24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels
![24-bit Cap-less ADC 106 dB SNR low power and PLL-less 3 channels Block Diagam](http://www.design-reuse.com/sip/blockdiagram/52997/9-main-24-bit-Cap-less-ADC-106-dB-SNR-low-power-and-PLL-less-3-channels.png)