Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
2-bit 2-channel 100 MSPS flash ADC
The circuit is 2-bit ADC with programmable threshold. Least significant bit, calling sign bit, turns to 1 or 0 with changing of differential input signal polarity. Most significant bit, calling magnitude bit, turns to 1 if there is an excess of the threshold by differential input signal.
The block consists of reference voltages and currents generator, 2 voltage followers, 2 ADCs (for each channel) and multiplexers of input signal.
Thresholds are chosen by external 4-bit binary code in range from 60 mV to 220 mV. Threshold’s step equals 10 mV. There are two modes to define the threshold: «12 levels» mode and «16 levels» mode. Shifting between these modes is adjusted by logical level at lvl_12_mode input: logical “1” for «12 levels» mode; logical “0” for «16 levels» mode. There is a possibility to adjust the dc level of thresholds’ scale within 10 mV, wherein quantizing step remains unchangeable. Scale adjustment implemented by binary code at input scale_adj. Scale adjustment affects both channels at the same time.
There is logical error detector in ADC. In case of appearance one of faulty decisions logical level at the error output of corresponding channel. The faulty decisions are:
- Simultaneous signal of negative sign and upper threshold crossing
- Simultaneous signal of positive sign and lower threshold crossing
- Simultaneous signal of both upper and lower thresholds crossing
To avoid false operations there is the triple redundancy of comparators applied. The comparators are coupled by majority logic.
The block consists of reference voltages and currents generator, 2 voltage followers, 2 ADCs (for each channel) and multiplexers of input signal.
Thresholds are chosen by external 4-bit binary code in range from 60 mV to 220 mV. Threshold’s step equals 10 mV. There are two modes to define the threshold: «12 levels» mode and «16 levels» mode. Shifting between these modes is adjusted by logical level at lvl_12_mode input: logical “1” for «12 levels» mode; logical “0” for «16 levels» mode. There is a possibility to adjust the dc level of thresholds’ scale within 10 mV, wherein quantizing step remains unchangeable. Scale adjustment implemented by binary code at input scale_adj. Scale adjustment affects both channels at the same time.
There is logical error detector in ADC. In case of appearance one of faulty decisions logical level at the error output of corresponding channel. The faulty decisions are:
- Simultaneous signal of negative sign and upper threshold crossing
- Simultaneous signal of positive sign and lower threshold crossing
- Simultaneous signal of both upper and lower thresholds crossing
To avoid false operations there is the triple redundancy of comparators applied. The comparators are coupled by majority logic.
查看 2-bit 2-channel 100 MSPS flash ADC 详细介绍：
- 查看 2-bit 2-channel 100 MSPS flash ADC 完整数据手册
- 联系 2-bit 2-channel 100 MSPS flash ADC 供应商