2.5V 5V Tolerant GPIO Staggered IO Pad Set
The I/O’s are provided in a standard width variant and in a wider variant that includes an ESD event triggered SCR for those clients that require 200V Machine Model ESD protection.
查看 2.5V 5V Tolerant GPIO Staggered IO Pad Set 详细介绍:
- 查看 2.5V 5V Tolerant GPIO Staggered IO Pad Set 完整数据手册
- 联系 2.5V 5V Tolerant GPIO Staggered IO Pad Set 供应商
ESD IP
- on-chip ESD protection
- TSMC RF ESD specifiically targeting low capacitance ESD
- 1.8V/3.3V flipchip I/O library with 4kV HBM ESD protection, I2C compliant ODIO
- A Flip-Chip compatible I/O Library in TSMC 180nm BCD with 1.8V GPIO, 1.8V to 3.3V Analog, with associated ESD cells.
- A 5V Library for Generic I/O and ESD Applications TSMC 12nm FFC/FFC+ process.
- RF I/O Pad Set and Discrete RF ESD Protection Components