Dual thread, superscalar, embedded 32-bit RISC-V core with 9-stage pipeline
You are here:
2.5V 100MHz Oscillator Staggered I/O Pad Set
The OSx_BI_032_12V oscillator is designed to generate an asynchronous on-chip clock signal with an appropriate external oscillator crystal. The design has been optimized for low power (1.5 μW typical), stability and minimum jitter using a general purpose 32KHz crystal. The design has been characterized to allow a variation of 4pF to 18pF on each pin.
特色
- Key features:
- Very low power (2.6 μW max)
- Bypass mode
- Power down (disable) mode
- Speed-up circuitry for fast startup
可交付内容
- Physical abstract in LEF format (.lef)
- Timing models in Synopsys Liberty formats (.lib and .db)
- Calibre compatible LVS netlist in CDL format (.cdl)
- GDSII stream (.gds)
- Behavioral Verilog (.v)
- Layout Parasitic Extraction (LPE) SPICE netlist (.spice)
- Databook (.pdf)
- Library User Guide - ESD Guidelines (.pdf)
查看 2.5V 100MHz Oscillator Staggered I/O Pad Set 详细介绍：
- 查看 2.5V 100MHz Oscillator Staggered I/O Pad Set 完整数据手册
- 联系 2.5V 100MHz Oscillator Staggered I/O Pad Set 供应商
oscillator IP
- Free-running on-chip oscillator
- Crystal Oscillator Pad - TSMC 7FF
- Low frequency 32-kHz RC oscillator optimized for low power
- Low frequency XTAL oscillator optimized for low power
- Low frequency XTAL oscillator optimized for low power
- Flexible 200kHz-20MHz Oscillator - Customizable frequency, Low Power in TSMC 40nm