You are here:
2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver
The SVRPlus supports a clock lane and 4 data lanes,
each lane featuring at up to 2.5Gbps, for a total of 10Gbps.
The highly parallel architecture of the SVRPlus2500 allows
relatively slow internal clocks of approximately 160Mhz.
The SVRPlus2500 supports all CSI2 mandatory and optional video formats,
including compressed video formats. Noise resiliency is improved using Pseudo-Random-Binary
Sequence (PRBS) encoding on the data lanes.
The SVRPlus2500 complies with MIPI CSI2 and DPHY specifications (version 2.0 of both documents).
The SVRPlus2500 receives a single clock lane and four data lanes, complying with MIPI DPHY 2.0,
at up to 2.5Gbps per lane. The DPHY input data is converted to parallel lanes by FPGA-specific
high-speed 1:16 DESERS. The data comprises CSI2 2.0 short, long and calibration packets.
The SVRPlus2500 decodes and outputs the received pixels, at 4,8 or 16 parallel pixels.
Line error information can be read from on-IP registers, inducing BER measurements
each lane featuring at up to 2.5Gbps, for a total of 10Gbps.
The highly parallel architecture of the SVRPlus2500 allows
relatively slow internal clocks of approximately 160Mhz.
The SVRPlus2500 supports all CSI2 mandatory and optional video formats,
including compressed video formats. Noise resiliency is improved using Pseudo-Random-Binary
Sequence (PRBS) encoding on the data lanes.
The SVRPlus2500 complies with MIPI CSI2 and DPHY specifications (version 2.0 of both documents).
The SVRPlus2500 receives a single clock lane and four data lanes, complying with MIPI DPHY 2.0,
at up to 2.5Gbps per lane. The DPHY input data is converted to parallel lanes by FPGA-specific
high-speed 1:16 DESERS. The data comprises CSI2 2.0 short, long and calibration packets.
The SVRPlus2500 decodes and outputs the received pixels, at 4,8 or 16 parallel pixels.
Line error information can be read from on-IP registers, inducing BER measurements
查看 2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver 详细介绍：
- 查看 2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver 完整数据手册
- 联系 2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver 供应商
Block Diagram of the 2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver
MIPI CSI2 Receiver IP
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- MIPI D-PHY CSI-2 RX (Receiver) in Samsung 28FDSOI
- MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 28HPM
- High Performance Second Generation Extended MIPI CSI2 Receiver
- Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock