DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
You are here:
18-Bit Pipeline DSP Slice IP
The 18-bit Pipeline DSP slice IP Core provides the best utilization of device resources like memory, I/O, processor and clock. It is based on pipelining technique which uses instruction level parallelism within a single processor.
查看 18-Bit Pipeline DSP Slice IP 详细介绍：
- 查看 18-Bit Pipeline DSP Slice IP 完整数据手册
- 联系 18-Bit Pipeline DSP Slice IP 供应商
Block Diagram of the 18-Bit Pipeline DSP Slice IP
