You are here:
16nA Resistive Current Bias - Low Voltage (1.0V), Low Power (360nW @ 1.2V) Silterra 0.18 μm
This macro-cell is a low power general purpose current bias generator core designed for SilTerra 0.18µm CL180G CMOS technology.
The circuit generates 7 × NMOS 16nA current branches and 1 × NMOS 8nA branch. The current bias is temperature compensated using the PTAT thermal coefficient (TC) of an integrated resistor. The core is easily retargeted to any other CMOS technology due to high portability architecture.
The circuit generates 7 × NMOS 16nA current branches and 1 × NMOS 8nA branch. The current bias is temperature compensated using the PTAT thermal coefficient (TC) of an integrated resistor. The core is easily retargeted to any other CMOS technology due to high portability architecture.
查看 16nA Resistive Current Bias - Low Voltage (1.0V), Low Power (360nW @ 1.2V) Silterra 0.18 μm 详细介绍：
- 查看 16nA Resistive Current Bias - Low Voltage (1.0V), Low Power (360nW @ 1.2V) Silterra 0.18 μm 完整数据手册
- 联系 16nA Resistive Current Bias - Low Voltage (1.0V), Low Power (360nW @ 1.2V) Silterra 0.18 μm 供应商
Block Diagram of the 16nA Resistive Current Bias - Low Voltage (1.0V), Low Power (360nW @ 1.2V) Silterra 0.18 μm
Power Management IP
- TSMC 12 FFC Combo Power On Reset_POR_COMBO, IO voltage=1.8V / Core voltage=0.8V
- Intelligent Sensor and Power Management Design Platform
- Power Management IC - I3C Basic Interface IP
- Power Management Subsystem
- SMIC 90nm Power Management Kit, 1.2v operating voltage
- SMIC 0.11um Power Management Kit,1.2v operating voltage