You are here:
14-bit 1-channel 50 MSPS pipeline ADC
The ADC has built on pipelined architecture. Pipelined ADCs consist of series-connected stages, each stage of the pipeline except the last, consists of parallel low-resolution ADC. This ADC is connected to the switched-capacitors DAC and an interstage residue amplifier (multiplying DAC). The amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. The output block aligns intermediate data in each stage, forms output code, and passes completed data to the output buffers.
The ADC consists of a reference currents and voltages circuit, LVDS clock receiver, ADC core and output logic. The ADC requires 1.62 ÷ 1.98 V analog supply and 0.9 ÷ 1.1 V, 1.62 ÷ 1.98 V digital supplies. The ADC supports standby mode which provides state with minimum power consumption.
The device is manufactured on TSMC 90 nm MS CMOS technology.
The ADC consists of a reference currents and voltages circuit, LVDS clock receiver, ADC core and output logic. The ADC requires 1.62 ÷ 1.98 V analog supply and 0.9 ÷ 1.1 V, 1.62 ÷ 1.98 V digital supplies. The ADC supports standby mode which provides state with minimum power consumption.
The device is manufactured on TSMC 90 nm MS CMOS technology.
查看 14-bit 1-channel 50 MSPS pipeline ADC 详细介绍：
- 查看 14-bit 1-channel 50 MSPS pipeline ADC 完整数据手册
- 联系 14-bit 1-channel 50 MSPS pipeline ADC 供应商