Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
You are here:
14-bit 1-channel 50 MSPS pipeline ADC
This ADC has architecture of pipelined ADC, pipeline ADC consists of a cascade of stages, each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (multiplying digital-to-analog converter, MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. The output staging block aligns the data, corrects errors, and passes the data to the output buffers. This ADC consist of bias, lvds clock receiver, ADC core, output logic correction block. The ADC requires 1.6 ÷ 2 V analog supply and 0.9 ÷ 1.1 V digital supply, there are standby mode which allow to optimize power consumption for system need. Also exist tuning of ADC operating mode by digital correction registers: register ref<3:0> specify differential reference range (refp and refn) , register iadc<2:0> specify tuning of ADC currents, register ish<2:0> specify tuning of sample-and-hold currents, exist possibility to use external voltage source for differential reference refp and refn.
The block is fabricated on TSMC CMOS 0.09 um technology.
The block is fabricated on TSMC CMOS 0.09 um technology.
查看 14-bit 1-channel 50 MSPS pipeline ADC 详细介绍:
- 查看 14-bit 1-channel 50 MSPS pipeline ADC 完整数据手册
- 联系 14-bit 1-channel 50 MSPS pipeline ADC 供应商
14-bit ADC analog-to-digital converter IP
- Wide-band Analog-to-Digital Converter
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP
- Rad-Hard Programmable SiGe ADC, 3 GS/s at 12-bit, 500 MS/s at 14-bit Resolution
- 14bits, 10Ksps Analog to Digital Converter
- 14b, 1.3Gsps, 40MHz BW ADC in TSMC 28nm
- 14b, 3.2Gsps, 75MHz BW ADC for RADAR in 28nm