12bit, 32 GSPS ADC Ultra Low Power
This 12-bit, 32GSPS ADC supports input signals from 0.4-to-16 GHz and features a full-scale range of 0.8V pp differential, excellent dynamic performance and low noise operation.
The ADC architecture is optimized to maximize performance while minimizing power and area consumption. The RF input is internally buffered and sampled and then distributed efficiently to time-interleaved ADC channels.
The ADC includes built in calibration to remove time interleaving artifacts, including offset mismatch, gain mismatch and timing skew.
To maximize SNR, the ADC includes an ultra-low-jitter clock distribution network with aperture jitter of 30fsrms.
查看 12bit, 32 GSPS ADC Ultra Low Power 详细介绍:
- 查看 12bit, 32 GSPS ADC Ultra Low Power 完整数据手册
- 联系 12bit, 32 GSPS ADC Ultra Low Power 供应商
Analog & Mixed Signal A2D Converter IP
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- 12-bit, 6 GSPS High Performance RF ADC in 16nm CMOS
- Analog Front End: 8x 12-bit 2 GSPSADCs, 4x 12-bit 200 MSPS ADCs, TVM, PLL, LDO
- Analog Front End: 8x 9-bit, 1 GSPS ADCs, PLL
- Analog Front End: 4 channels of 12-bit 2 GSPS ADC IQ Pairs, 4 channels of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL