32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Dual channel 12-bit, 1GS/s ADC in Samsung 8nm for 5G & WIFI6
查看 Dual channel 12-bit, 1GS/s ADC in Samsung 8nm for 5G & WIFI6 详细介绍:
- 查看 Dual channel 12-bit, 1GS/s ADC in Samsung 8nm for 5G & WIFI6 完整数据手册
- 联系 Dual channel 12-bit, 1GS/s ADC in Samsung 8nm for 5G & WIFI6 供应商
A/D IP
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- ARC Functional Safety (FS) Processor IP supports ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification
- 2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 2D/3D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- JESD204D
- 3D OpenGL ES 1.1 GPU (Graphics Processing Unit)