You are here:
12b, 180MS/s, SAR ADC IP in 28nm
AD12BSAR180U28HPC is one slice of 12-bit analog-to-digital converter that operates up to 180MS/s. This ADC is designed with semi asynchronous architecture which needs only 4 clock cycles to convert hence also saving the power on the system clock generation and clock tree. This ADC IP has configurable sampling time to simplify the design of input drivers. Reference buffers are external to the IP and depending upon area and power availability difference can be chosen to make it most suitable for different applications.
查看 12b, 180MS/s, SAR ADC IP in 28nm 详细介绍:
- 查看 12b, 180MS/s, SAR ADC IP in 28nm 完整数据手册
- 联系 12b, 180MS/s, SAR ADC IP in 28nm 供应商
A/D IP
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- ARC Functional Safety (FS) Processor IP supports ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification
- 2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 2D/3D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- JESD204D
- 3D OpenGL ES 1.1 GPU (Graphics Processing Unit)