You are here:
120MHz to 950MHz Integer-N Phase-Locked Loop
PLL is an automatic control system adjusting controlled oscillator frequency to be equal to reference oscillator frequency multiplied by a given integer. Frequency adjustment is carried out by using negative feedback. A phase detector compares a controlled oscillator output with a reference signal. The result is a charge pump current output that supplies external feedback filter and converted to a voltage for controlled oscillator adjustment. Clock frequency divider is used to generate a signal with frequency equal to reference frequency divided into integer number.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
查看 120MHz to 950MHz Integer-N Phase-Locked Loop 详细介绍：
- 查看 120MHz to 950MHz Integer-N Phase-Locked Loop 完整数据手册
- 联系 120MHz to 950MHz Integer-N Phase-Locked Loop 供应商
120MHz IP
- IGARFCS05A, TSMC CLN40LP 120MHz Resistance to Frequency Converter
- TSMC CLN55LP 12Bit 120MHz Pipelined ADC [1ch]
- PLL (Frequency Synthesizer) IP, Input: 12MHz, Output: 120MHz / 540MHz, UMC 40nm LP process
- 120MHz to 950MHz Integer-N Phase-Locked Loop
- BT DM AUDIO
- 1st Generation Software Defined Radio RF IP