12-bit 800 kSPS cascade delta-sigma ADC
Two delta-sigma modulators second and first order, coupled in series and combined by noise cancellation logic
Clock splitter
Block of bias currents, tunable (3-bit control)
DWA-correction of capacitors’ mismatch
Input signal level detection
Output signal is represented in thermometer code at the output of each stage. There is a possibility to disable the second stage of modulator, DWA correction. Tuning of bias current for operational amplifiers with 3-bit control included.
Common mode voltage - 0.9 V; recommended values of reference voltages: 0.9 ± 0.4 V; recommended differential input signal amplitude - 0.64 V; allowable duty cycle: 50 ± 5%.
The block is designed on TSMC BiCMOS SiGe 180 nm technology.
查看 12-bit 800 kSPS cascade delta-sigma ADC 详细介绍:
- 查看 12-bit 800 kSPS cascade delta-sigma ADC 完整数据手册
- 联系 12-bit 800 kSPS cascade delta-sigma ADC 供应商
12-bit IP
- 12-bit 12-Gsps ADC
- 4K/ 8K LCEVC Video Encoder
- 12-bit, 6 GSPS High Performance RF ADC in 16nm CMOS
- Scalable UHD JPEG Encoder − Ultra-High Throughput, 8/10/12-bit per component and CBR video encoding
- 12-bit, 4 GSPS High Performance IQ ADC in 22nm FD-SOI
- Ultra-low-power 12-bit SAR ADC with lowest voltage