MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
12-bit, 50 MSPS Analog-to-Digital Converter IP block
The A12B50M is an ultra low-power, pipeline analog to digital converter (ADC) intellectual property (IP) design block. It has 12-bit resolution and a sampling rate of up to 50 megasamples per second (MSPS).
The A12B50M maintains its high-performance while consuming an exceptionally low power of only 11.8 mW, making it an outstanding solution for high efficiency designs and applications.
The cost-effective IP block has been designed and verified in a 180 nm CMOS process.
Available as IP and Integrated Circuit.
The A12B50M maintains its high-performance while consuming an exceptionally low power of only 11.8 mW, making it an outstanding solution for high efficiency designs and applications.
The cost-effective IP block has been designed and verified in a 180 nm CMOS process.
Available as IP and Integrated Circuit.
查看 12-bit, 50 MSPS Analog-to-Digital Converter IP block 详细介绍：
- 查看 12-bit, 50 MSPS Analog-to-Digital Converter IP block 完整数据手册
- 联系 12-bit, 50 MSPS Analog-to-Digital Converter IP block 供应商