Rambus DPA Resistant Cryptographic Accelerator Core ChaCha20 – Small
You are here:
12-bit 15-to-122MS/s Ultra-Efficient Dual-Input ADC
The 12-bit 15-to-122MS/s Dual-Input ADC is an ultra low-power 12-bit dual-channel high-speed SAR ADC IP with a core sampling frequency ranging from 15.36MS/s up to 122.88MS/s.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at maximum sampling rate of 61.44MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
This high-end performance is obtained while dissipating a mere 8mW for the complete ADC solution including internal reference voltage generation. That corresponds to an ultra-efficient figure of merit of only 55fJ per converted sample per channel.
The 12-bit 15-to-122MS/s Dual-Input ADC does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at maximum sampling rate of 61.44MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
This high-end performance is obtained while dissipating a mere 8mW for the complete ADC solution including internal reference voltage generation. That corresponds to an ultra-efficient figure of merit of only 55fJ per converted sample per channel.
The 12-bit 15-to-122MS/s Dual-Input ADC does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
查看 12-bit 15-to-122MS/s Ultra-Efficient Dual-Input ADC 详细介绍：
- 查看 12-bit 15-to-122MS/s Ultra-Efficient Dual-Input ADC 完整数据手册
- 联系 12-bit 15-to-122MS/s Ultra-Efficient Dual-Input ADC 供应商
Block Diagram of the 12-bit 15-to-122MS/s Ultra-Efficient Dual-Input ADC
ADC IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- 10-bit SAR ADC TSMC
- 802.11 b/g/n Transceiver w/ ADC & DAC
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode