应用于高速有线和无线通信的 12位1.25GS/s DAC

The S3DA1G12BT28HPCP employs a current steering architecture with differential current outputs. It uses 6 linear bits and 6 binary bits, all of which are generated from within the current source array.

This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.

The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.

• 查看 应用于高速有线和无线通信的 12位1.25GS/s DAC 完整数据手册
• 联系 应用于高速有线和无线通信的 12位1.25GS/s DAC 供应商