You are here:
应用于高速有线和无线通信的 12位1.25GS/s DAC
The S3DA1G12BT28HPCP employs a current steering architecture with differential current outputs. It uses 6 linear bits and 6 binary bits, all of which are generated from within the current source array.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
查看 应用于高速有线和无线通信的 12位1.25GS/s DAC 详细介绍：
- 查看 应用于高速有线和无线通信的 12位1.25GS/s DAC 完整数据手册
- 联系 应用于高速有线和无线通信的 12位1.25GS/s DAC 供应商
Block Diagram of the 应用于高速有线和无线通信的 12位1.25GS/s DAC
12-Bit Current Steering DAC IP
- 12-bit, High Speed Current Steering DAC in TSMC (65nm, 40nm, 28nm, 16nm, 12nm)
- 12-Bit 1.43GS/s Current Steering DAC
- 12-Bit 424MS/s Current Steering DAC
- 12-Bit 160MS/s Dual Current Steering DAC
- IGADACT10A, TSMC CLN28HPC 12-bit 250MHz Current Steering DAC [2ch]
- 12-Bit 320MS/s Dual Current Steering DAC