MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
10G Unmanaged Ethernet Switch
The 10G Unmanaged switch IP implements a non-blocking crossbar matrix that allows wire-speed communication among all the ports. The IP Core buffers and verifies each frame before forwarding it. Nevertheless, the latency time has been minimized to nanoseconds order. Furthermore, the switch IP Core supports IEEE 1588 V2 Transparent Clock functionalities. This feature, corrects PTP frames introducing the error generated by the switch, allows the interconnection of IEEE 1588 synchronized devices maintaining the highest levels of accuracy.
10G Unmanaged Switch IP Core is the perfect Ethernet Switch IP to implement Ethernet based Industrial Networks. It provides MII/GMII/RGMII native interfaces for Ethernet PHY devices and it can be combined with Xilinx Ethernet 1G/2.5G BASE-X PCS/PMA, it can support RMII or SGMII among other interfaces. It also supports and AXI4-Stream interface to be connected to other IP Cores that do not feature MAC based interfaces.
10G Unmanaged Switch can be supported on the following Xilinx FPGA Families:
* 6-Series (Spartan, Virtex)
* 7-Series (Zynq, Spartan, Artix, Kintex, Virtex)
* Ultrascale (Kintex, Virtex)
* Ultrascale+ (Zynq MPSoC, Kintex, Virtex)
查看 10G Unmanaged Ethernet Switch 详细介绍:
- 查看 10G Unmanaged Ethernet Switch 完整数据手册
- 联系 10G Unmanaged Ethernet Switch 供应商
Ethernet Switch IP
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- TSN Ethernet Switch
- Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
- Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
- Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
- Ethernet IPSec/MACSec Switch/Router IP Core - Efficient and Massively Customizable