MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
100nA Ultra-low Power LDO in 110nm~12nm
The LDO IP supports various input voltage ranges include 1.90V~3.60V, 1.90V~5.50V and so on. The typical output voltage of this LDO can be configration.
查看 100nA Ultra-low Power LDO in 110nm~12nm 详细介绍：
- 查看 100nA Ultra-low Power LDO in 110nm~12nm 完整数据手册
- 联系 100nA Ultra-low Power LDO in 110nm~12nm 供应商
Ultra-low power IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
- Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
- 8-Channel Ultra-Low Power Capacitive Touch Interface
- Compact ARC EM Processors feature excellent code density, small size, and ultra-low power consumption for power-sensitive, area-critical embedded applications