You are here:
100MHz single-ended to differential clock buffer for UMC 40nm LP.
100MHz single-ended to differential clock buffer for UMC 40nm LP.
查看 100MHz single-ended to differential clock buffer for UMC 40nm LP. 详细介绍:
- 查看 100MHz single-ended to differential clock buffer for UMC 40nm LP. 完整数据手册
- 联系 100MHz single-ended to differential clock buffer for UMC 40nm LP. 供应商
Interface Solution IP
- AXI Interface Core
- PCIe 5.0 Controller with AMBA AXI interface
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- CCIX 1.1 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard