You are here:
100MHz Low Jitter PLL
The ll_pll1421s01_ln14lpp_34201 is a 1.8V/0.8V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis. It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 6-bit predivider, a 10-bit main-divider, a 3-bit scaler, and an automatic frequency control (AFC).
查看 100MHz Low Jitter PLL 详细介绍：
- 查看 100MHz Low Jitter PLL 完整数据手册
- 联系 100MHz Low Jitter PLL 供应商
Block Diagram of the 100MHz Low Jitter PLL
Low Jitter PLL IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Low Phase Noise, High-performance Digital LC PLL
- Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz