You are here:
100MHz Fractional-N/SSC PLL
The ll_pll0521s01_ln05lpe_4007011 is a 1.8V/0.85V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis. It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 6-bit pre-divider, a 10-bit main-divider, a 3-bit scaler, a delta-sigma modulator (DSM) and an automatic frequency control (AFC).
查看 100MHz Fractional-N/SSC PLL 详细介绍：
- 查看 100MHz Fractional-N/SSC PLL 完整数据手册
- 联系 100MHz Fractional-N/SSC PLL 供应商
Block Diagram of the 100MHz Fractional-N/SSC PLL
Low Jitter PLL IP
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Low Phase Noise, High-performance Digital LC PLL
- Low jitter 4.96GHz to 5.6GHz PLL in TSMC N40
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz