You are here:
10-Bit 100MS/s 1.8V 66mW ADC, CMOS 0.18µm
The nSAD_UM180M_1V8_AD10b100M is a 100MS/s, 9.5 ENOB, highspeed and low-power AD converter designed on the UMC 180 MM technology. Built around a fully differential proprietary time-enhanced pipeline converter and a digital error correction circuitry, it consumes 66mW on silicon, reaching an energy efficiency of 911fJ/conversion-step.
特色
- UMC 180nm 1.8V CMOS process with MIM capacitors (optional)
- Single 1.8V supply
- up to 100 Mspls/s sampling rate
- 2Vpp_diff input dynamic range
- DNL = ±0.5 LSB typ., INL = ±0.7 LSB
- Fully internal reference voltage generator and bias circuitry
- Proprietary conversion scheduling for lower power consumption
- only 66mW typical at 100Mspls/s
- 1.1 mm2 core area including reference generator, biasing and internal decoupling
- Power down mode
- SNR and SFDR figures
Block Diagram of the 10-Bit 100MS/s 1.8V 66mW ADC, CMOS 0.18µm
查看 10-Bit 100MS/s 1.8V 66mW ADC, CMOS 0.18µm 详细介绍：
- 查看 10-Bit 100MS/s 1.8V 66mW ADC, CMOS 0.18µm 完整数据手册
- 联系 10-Bit 100MS/s 1.8V 66mW ADC, CMOS 0.18µm 供应商
10-Bit ADC in UMC 180nm IP
- 10-bit 5MS/s ADC
- A/D Converter IP, 10 bits, 40Msps, UMC 0.18um Mixed-Mode process
- A/D Converter IP, 10 bits, 10Msps, UMC 0.18um G2 process
- A/D Converter IP, 10 bits, 1Msps, with 8-to-1 input MUX, UMC 0.18um G2 process
- A/D Converter IP, 10 bits, 80Msps, UMC 0.18um Logic/Mixed-Mode process
- D/A Converter IP, 10 bits Delta-Sigma type, Duabl channel / Voltage Output: / Differential end, UMC 0.18um G2 process